Implementation of Low Power Scalable Encryption Algorithm

نویسندگان
چکیده

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Efficient Implementation of a Scalable Encryption Algorithm using FPGA

Initially SEA is designed for software implementations in controllers, smart cards, or processors. In this Paper we proposed a system that investigates its performances in recent field-programmable gate array (FPGA) devices. The present symmetric encryption algorithms result from a tradeoff between implementation cost and resulting performances. The proposed system is applicable where there are...

متن کامل

Implementation of AES-GCM encryption algorithm for high performance and low power architecture Using FPGA

Evaluation of the Advanced Encryption Standard (AES) algorithm in FPGA is proposed here. This Evaluation is compared with other works to show the efficiency. Here we are concerned about two major purposes. The first is to define some of the terms and concepts behind basic cryptographic methods, and to offer a way to compare the myriad cryptographic schemes in use today. The second is to provide...

متن کامل

FPGA Design, Implementation and Analysis of Scalable Low Power Radix 4 Montgomery Multiplication Algorithm

This paper proposes an efficient algorithm and Processing Element (PE) architecture for a Multiple Word Radix 4 Montgomery Modular (MWR4MM) multiplier. This architecture is developed considering an important design factor power consumption in addition to other design factors that is considered previously in many publications such as performance and scalability. To increase performance, we used ...

متن کامل

Design of Low Power Mixcolumn in Advanced Encryption Standard Algorithm

the security data transmission algorithm in cryptography is Advanced Encryption Standard (AES). The operation mix column consumed more power in the algorithm. In this paper the power consumption of mix column is reduced in order to achive the total power consumption of AES. Using a simple exclusive OR gate that is XOR gate pass transistor logic, the power can be minimized when compare to the ot...

متن کامل

Efficient Modular Adders for Scalable Encryption Algorithm

SEA – Scalable Encryption Algorithm is a block cipher based symmetric encryption scheme, specially designed for resource constrained devices. SEA proposes low computational encryption routines (i.e. less code size, memory and power) for processors with a restricted instruction set. SEA is parametric with plain-text, key and microprocessor size, and meant for efficient combination of encryption/...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: International Journal of Computer Applications

سال: 2010

ISSN: 0975-8887

DOI: 10.5120/1548-2060